EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER

07321809

PUBLICATION DATE

08-12-95

APPLICATION DATE

27-05-94

APPLICATION NUMBER

06114882

APPLICANT: TOSHIBA CORP;

INVENTOR:

TANAKA KOICHI;


INT.CL.

H04L 12/28 H04L 1/00 H04L 12/24

H04L 12/26 H04Q 3/00

TITLE

ATM CELL FORMING DEVICE



ABSTRACT :

PURPOSE: To inform the error of frame data to a reception side by adding the minimum quantity of hardware by destroying a CRC code by a parity error signal generated in frame memory.

CONSTITUTION: The CRC 32 arithmetic block 19 of a cell division LSI generates a cyclic redundancy check(CRC) code of prescribed bits based on control information from control memory and cell data from a data block. The most significant bit of the code is inputted to one input terminal of an EXOR circuit 29, and the parity error signal to the other input terminal of the circuit 29. The output of the circuit 29 is added on the remaining bits of the output of the arithmetic block 19, and it is outputted to a data select block 23. Therefore, when a parity error occurs in the frame memory while the cell is being sent out, the most siguificant bit of the CRC code is destroyed by inverting, and since the CRC code of a cell assembling LSI on a reception side is not a correct one, it is judged as an error, and the frame data is immediately deleted.

COPYRIGHT: (C)1995,JPO